Unit - 19
Semiconductor Electronics
SUMMARY

Conductor :-
- Presence of free electrons
  - Electrical resistivity is quite less

Insulator :-
- No free electrons
  - Very large electrical resistivity

Semi-conductor :-
- Electrical resistance greater than conductor but smaller than insulator
  - At 0 K temperature it behaves like perfect insulator (in pure form)

Hole :-
- An empty space, when covalent bond breaks and electron gets escaped.
  - It is electron deficiency space called hole
  - behaves like positive electric charge.

For intrinsic (pure) semi-conductor :-
- \( n_i = n_e = n_h \) where \( n_i \) = Intrinsic electrical charge carrier density, \( n_e \) = number density of electrons
  - \( n_h \) = number density of holes
  - Electrical conduction is due to both, electrons and holes

* Extrinsic semi-conductor :-

  (1) N-type :
  - Pentavalent impurity is added
  - Majority charge carrier are electrons
    - \( n_e > n_h \)

  (2) P-type :
  - Trivalent impurity is added
  - Majority charge carries are holes
    - \( n_h > n_e \)

* Valence Band :- Completely filled (with 4N electrons) lower band is called valence band

* Forbidden Gap :- The region above valance band without any available energy levels is called forbidden gap

* Conduction Band :- The region above forbidden gap is called conduction band

* Band Gap (Eg) :- The difference between minimum energy (Ec) of conduction band and maximum energy (Ev) of valence band is known as band gap energy
  - For Insulator \( Eg > 3eV \)
  - For Conductor \( Eg = 0 \)
  - For semiconductor \( Eg < 3eV \)
* **Depletion Region :-**
  - A region near the junction which is deplete of respective majority charge carriers.
  - Thickness is about 0.5 μm

* **Depletion Barrier :-** The varying electrical potential near junction is called depletion barrier (0.7V for Si and 0.3V for Ge)

* **Forward Bias :-**
  - When P end of PN junction is connected to positive pole of the battery and N end is connected to negative pole of the battery, then such an arrangement is called forward bias.
  - Depletion barrier (P.d) and Depletion region (width) is decreased.

* **Reverse Bias :-**
  - When P end of PN junction is connected to negative pole of the battery and N end is connected to positive pole of the battery, then such an arrangement is called forward bias.
  - Depletion barrier (P.d) and depletion region (width) are increased

* **Breakdown voltage :-** In reverse bias condition of PN junction, for certain voltage, current increases suddenly. This certain voltage is called breakdown voltage.

* **Zener effect :-** Due to smaller width of depletion region even at small reverse bias voltage, electric field becomes strong enough to break covalent bond, giving large number of electron hole pair is called zener effect

* **Avalanche effect :-** Due to large width of depletion region, at only high reverse bias voltage electric field in the depletion region becomes strong enough to break many covalent bonds, giving rise to so many charge carrier is called avalanch effect and diode is called avalanche diode

* **Regulated Power Supply :-** If D.C. output voltage, in a rectifier circuit (or power supply) remains constant with the charge in load current I_L, then such power supply is called regulated power supply

* **Rectification and Rectifier :-** The process of obtaining D.C. voltage (or current) from A.C. voltage (or current) is called rectification and circuit assembled for this process is called rectifier

* **TRANSISTOR**
  - Transistor is a device made of two PN junctions
  - Junction between base and emitter is called emitter junction
  - Junction between base and collector is called collector junction
  - For proper working of transistor, emitter junction should be forward biased and collector junction should be reverse biased
  - A.C. parameters for a transistor

\[
(1) \ \text{Input resistance} = r_i = \left[ \frac{\Delta V_{BE}}{\Delta I_B} \right]_{V_C = \text{constant}}
\]
(2) Output resistance \( r_o = \left[ \frac{\Delta V_{CE}}{\Delta I_C} \right]_{V_{CE}=\text{constant}} \)

(3) A.C. current gain \( A_i = \beta_{ac} = \left[ \frac{\Delta I_c}{\Delta I_B} \right]_{V_{CE}=\text{constant}} \)

(4) Transconductance \( g_m = \frac{\Delta I_C}{\Delta V_{BE}} = \frac{\beta_{ac}}{r_i} \)

- D.C. Parameters of a transistor
  
  (1) \( I_E = I_B + I_C \)
  
  (2) Current gain for CB circuit \( \alpha_{dc} = \frac{I_C}{I_E} \)

  \( \alpha_{dc} < 1 \)

  (3) Current gain for CE circuit \( \beta_{dc} = \frac{I_C}{I_B} \)

  \( \beta_{dc} >> 1 \)

- Voltage gain for CE Amplifier

  \( A_v = \frac{\Delta V_{CE}}{\Delta V_{BE}} = -\frac{\beta_{ac} R_L}{r_i} = -g_m R_L \)

- Power gain for CE Amplifier

  \( A_p = A_v \times A_i = \beta_{ac}^2 \frac{R_L}{r_i} \)

* Oscillator :- Certain electronic circuits can generated any arbitrary frequency with desired amplitude of voltage and current. Such circuit is known as oscillator.

  - Oscillator frequency \( f = \frac{1}{2\pi\sqrt{LC}} \)

* Logic gate :-

  - The logic circuit, with one or more than one input but only one output is called logic gate.
  - Basic logic gates are OR gate, AND gate and NOT gate
  - Universal logic gates are NAND gate and NOR gate
LOGIC GATES

A digital circuit with one or more input signals but only one output signal is known as logical gate.

The logic gates are the building blocks of a digital system. Each logic gate follows a certain logical relationship between input and output voltage.

There are three basic logic gates:

- OR gate
- AND gate
- NOT gate

Truth table

- It is a table that shows all possible input combinations and corresponding output combination for a logic gate.

**OR gate**

- An OR gate has two or more inputs but only one output.
- It is called OR gate because the output is high if any or all the inputs are high.
- The logic symbol of OR gate is

```
A
B
\rightarrow Y
```

- The truth table for OR gate is

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A B</td>
<td>Y</td>
</tr>
<tr>
<td>0 0</td>
<td>0</td>
</tr>
<tr>
<td>0 1</td>
<td>1</td>
</tr>
<tr>
<td>1 0</td>
<td>1</td>
</tr>
<tr>
<td>1 1</td>
<td>1</td>
</tr>
</tbody>
</table>

- The Boolean expression for OR gate is

\[ Y = A + B \]

**AND gate**

- An AND gate has two or more inputs but only one output.
- It is called AND gate because output is high only when all the inputs are high.
- The logic symbol of AND gate is

```
A
B
\rightarrow Y
```
The truth table for AND gate is

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The Boolean expression for AND gate is \( Y = A \cdot B \)

**NOT gate**

- The NOT gate is the simplest of all logic gates. It has only one input and one output.
- NOT gate is also called inverter because it inverts the input.
- The logic symbol of NOT gate is

\[ \overline{\text{A}} \rightarrow \text{Y} \]

The truth table for NOT gate is

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Y</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

The Boolean expression for NOT gate is \( Y = \overline{A} \)

**NAND gate**

- It is an AND gate followed by a NOT gate.
- The logic symbol for NAND gate is

\[ \overline{A \cdot B} \rightarrow \text{Y} \]

The truth table for NAND gate is

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The Boolean expression for NAND gate is

\[ Y = \overline{A \cdot B} \]
NOR gate

- It is an OR gate followed by a NOT gate.
- The logic symbol of NOR gate is

\[ \begin{array}{c}
A \\
B \\
\hline
Y \\
\end{array} \]

- The truth table for NOR gate is

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

- The Boolean expression for NOR gate is

\[ Y = \overline{A} + \overline{B} \]

Exclusive OR gate or XOR gate

- The logic symbol of XOR gate is

\[ \begin{array}{c}
A \\
B \\
\hline
Y \\
\end{array} \]

- The truth table for XOR gate is

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

- The Boolean expression for XOR gate is

\[ Y = \overline{A} \cdot B + A \cdot \overline{B} = A \oplus B \]
Exclusive NOR gate or XNOR gate

- The logic symbol of XNOR gate is

```
A
B
Y
```

- The truth table for XNOR gate is

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

- The Boolean expression for XNOR gate is

\[ Y = A \cdot B + \overline{A} \cdot \overline{B} = A \oplus B \]

NAND as a universal gate

- NAND gate is called as universal gate because with the repeated use of NAND gate we can construct any basic gate
- NOT gate from NAND gate

```
A
Y
```

\[ Y = \overline{A} \]

- AND gate from NAND gates

```
A
B
A \cdot B
Y
```

- OR gate from NAND gates

```
A
\overline{A}
Y
```

\[ Y = \overline{A} \cdot B = \overline{A} + \overline{B} = A + B \]
NOR gate as a universal gate

- NOR gate is called as universal gate because with the repeated use of NOR gate we can construct any basic gate.

- NOT gate from NOR gate

\[
Y = \overline{A + B}
\]

- AND gate from NOR gate

\[
Y = \overline{\overline{A} + \overline{B}} = \overline{A} \cdot \overline{B} = A \cdot B
\]

- OR gate from NOR gate

\[
Y = \overline{A + B} = A + B
\]

De Morgan's Theorems

- \(A + B = \overline{\overline{A} \cdot \overline{B}}\)

- NOR gate is equivalent to bubbled AND gate.

- \(A \cdot B = \overline{A + B}\)

- NAND is equivalent to bubbled OR gate.
Boolean identities

A + B = B + A  
A · B = B · A

A + (B + C) = (A + B) + C  
A · (B · C) = (A · B) · C

A · (B + C) = A · B + A · C  
A + B · C = (A + B) · (A + C)

A + 0 = A  
A · 1 = A

A + 1 = 1  
A · 0 = 0

A + A = A  
A · A = A

A + Ā = 1  
A · Ā = 0

A = A  
Ā = Ā

A + B = Ā · B  
A · B = Ā + B

A + A · B = A  
A · (A + B) = A

A + Ā · B = A + B  
A · (Ā + B) = A · B

MCQ

For the answer of the following questions choose the correct alternative from among the given ones.

(1) C, Si and Ge have same no. of valence electrons. C is an insulator because energy required to take one electron out from
(A) Si is more  (B) C is more  (C) Ge is more  (D) C is less

(2) Ionization energy of isolated phosphorous atom is 10 eV. Ionization energy of same atom in Si is nearly________ eV (Relative Permittivity of silicon = 12)
(A) 0.1  (B) 0.2  (C) 0.3  (D) 0.4

(3) By adding _________ impurity in intrinsic semiconductor P type semiconductor is made. Charge of these P type semiconductor is _________
(A) trivalent, neutral  (B) pentaralent, neutral  (C) pentavalent, positive  (D) trivalent, negative

(4) Strong overlaping of different atomic orbitals makes
(A) different energy level  (B) energy band  (C) Conductor  (D) Insulators

(5) We can not make p-n junction diode by making P type semi-conductor join with N - type semi-conductor, because
(A) Inter-atomic spacing becomes less than 1Å°  
(B) P - type will repel N - type  
(C) There will be discontinuity for the flowing charge carriers  
(D) semi-conducting properties will be lost
(6) For p-n junction, which statement is incorrect
   (A) Donor atoms are depleted of their holes in junction
   (B) No net charge exists far from junction
   (C) Barrier potential $V_B$ is generated
   (D) Energy $V_B$ is to be surmounted before any charge can flow across junction

(7) The intrinsic semi-conductor has:
   (A) a finite resistance which does not change with temperature
   (B) infinite resistance which decreases with temperature
   (C) Finite resistance which decreases with temperature
   (D) Finite resistance which does not change with temperature

(8) The behaviour of Ge as semi-conductor is due to width of:
   (A) Conduction band being large
   (B) Forbidden band being large
   (C) Conduction band being small
   (D) Forbidden band being small and narrow

(9) Which of the following is not the advantage of PN junction diode over tube valve?
   (A) Unlimited life
   (B) No warming-up time after switching
   (C) Large efficiency
   (D) Low consumption of Power

(10) The forward biased diode is
   (A) (B) (C) (D)

(11) A gate has the following truth table:

<table>
<thead>
<tr>
<th>P</th>
<th>Q</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

   The gate is:
   (A) OR
   (B) NOR
   (C) NAND
   (D) AND
(12) A current gain for a transistor working as CB amplifier is 0.90. If emitter current is 10 mA, then base current is ________.
   (A) 1 mA (B) 2mA (C) 0.1 mA (D) 0.2 mA

(13) For a transistor $\frac{I_C}{I_E} = 0.96$, then CE current gain is:
   (A) 12 (B) 6 (C) 24 (D) 48

(14) The given truth table is for which logic gate?

(A) XOR (B) AND (C) NAND (D) NOR

(15) For the given circuit of ideal P,N junction diode which is correct?
   (A) In F.B, the voltage across R is V
   (B) In R.B, the voltage across R is V
   (C) In F.B, the voltage across R is -V
   (D) In R.B the voltage across R is -V

(16) At 0 K temp, a N - type semi-conductor:
   (A) does not have any charge carriers
   (B) has few holes but no free electrons
   (C) few holes and few electrons
   (D) has equal number of holes and electrons

(17) In Si-crystal, impurity donor atom have valency.
   (A) 2 (B) 3 (C) 4 (D) 5

(18) A N-P-N transistor conducts when collector is ________ and emitter is ________ with respect to base.
   (A) positive, negative (B) positive, positive
   (C) negative, negative (D) negative, positive

(19) A full wave rectifier is operating at 50Hz, 220V the fundamental frequency of ripple will be ________.
   (A) 50 Hz (B) 75 Hz (C) 110 Hz (D) 100 Hz

(20) Reverse bias applied on a junction diode:
   (A) raises the potential barrier
   (B) increases majority charge carrier current
   (C) lowers the potential barrier
   (D) increases the temperature of junction
(21) In the figure, the input is across A and C and output is across B and D. The output is
(A) same as input
(B) Halfwave rectified
(C) Fullwave rectified
(D) zero

(22) In the figure, the input is across B and D and output is across A and C. The output is
(A) same as input
(B) Halfwave rectified
(C) Fullwave rectified
(D) zero

(23) Digital circuits can be made to be respective use of:
(A) AND gate  (B) OR gate  (C) NOT gate  (D) NAND gate

(24) The output current versus time curve of a rectifier is shown in the figure. The average value of the output-current is ________ .
(A) \( 0 \)  (B) \( \frac{I_0}{2} \)
(C) \( \frac{2I_0}{\pi} \)
(D) \( I_0 \)

(25) A sinusoidal voltage of peak value 200 volts is connected to a diode and resistor R in the circuit shown. If diode is ideal, the r.m.s. voltage across R is ________ volt.
(A) 100  (B) \( \frac{200}{\sqrt{2}} \)
(C) 200  (D) 280

(26) For a transistor, in a common base configuration the alternating current gain \( \alpha \) is given by:
(A) \( \left[ \frac{\Delta I_C}{\Delta I_B} \right]_{V_c=\text{const.}} \)
(B) \( \left[ \frac{\Delta I_B}{\Delta I_C} \right]_{V_c=\text{const.}} \)
(C) \( \left[ \frac{\Delta I_C}{\Delta I_E} \right]_{V_c=\text{const.}} \)
(D) \( \left[ \frac{\Delta I_E}{\Delta I_C} \right]_{V_c=\text{const.}} \)

(27) In a N-P-N transistor circuit, the emitter, collector and base current are respectively \( I_E, I_C \) and \( I_B \). The relation between them is ________ .
(A) \( I_C < I_E < I_B \)  (B) \( I_B < I_C < I_E \)  (C) \( I_B > I_C < I_E \)  (D) \( I_B > I_C > I_E \)
(28) Assuming that the junction diode is ideal, the current through the diode is _______ mA

![Diode Circuit](image)

(A) 1  (B) 10  (C) 20  (D) 30

(29) The symbol represents:

![Symbol](image)

(A) NOT gate  (B) OR gate  (C) AND gate  (D) NOR gate

(30) The combinations of NAND gates shown here under are equivalent to:

![NAND Gates](image)

(A) OR gate and NOT gate  (B) AND gate and OR gate  (C) AND gate and NOT gate  (D) OR gate and AND gate

(31) How many NAND gates are used to form AND gate?

(A) 1  (B) 2  (C) 3  (D) 4

(32) Ripples are ________.

(A) A.C. mixed with D.C  (B) D.C. mixed with output  (C) D.C. output  (D) A.C. output

(33) In an P.N.P transistor circuit, the collector current is 10 mA. If 90% of the electrons emitted reach the collector:

(A) \( I_C = 9 \text{ mA} \)  (B) \( I_C = 10 \text{ mA} \)  (C) \( I_B = 1 \text{ mA} \)  (D) \( I_B = -1 \text{ mA} \)

(34) When a P-type semi-conductor is heated:

(A) number of holes increases while that of electrons decreases  
(B) number of electron increases while that of hole decreases  
(C) number of electrons and holes remains same  
(D) number of electrons and holes increases equally

(35) The depletion layer in PN junction diode is caused by

(A) drift of holes  (B) Diffusion of impurity ions  
(C) diffusion of charge carriers  (D) drift of electrons
(36) The active junction area in a solar cell is _______ as we want _______ power
(A) small, more (B) small, small (C) large, more (D) large, small

(37) The forbidden energy band gap in semi-conductor, conductor and insulator are \( E_1 \), \( E_2 \) and \( E_3 \) respectively. The relation among them is:
(A) \( E_1 < E_2 > E_3 \) (B) \( E_1 > E_2 > E_3 \) (C) \( E_1 < E_2 < E_3 \) (D) \( E_1 > E_2 < E_3 \)

(38) An N-P-N Transistor circuit is shown in figure is
(A) A common base circuit  
(B) A common emitter circuit  
(C) A common collector circuit  
(D) Oscillator circuit

(39) In a common emitter amplifier, output resistance is \( 5000 \Omega \) and input resistance is \( 1000 \Omega \). If peak value of signal voltage is 1 mV and \( \beta = 100 \), then the peak value of output voltage is ________
(A) 0.1V (B) 0.3V (C) 0.2V (D) 0.5V

(40) The A.C. current gain of a transistor is 100. If the base current changes by 100\( \mu \)A, what is the charge in collector current?
(A) 20 mA (B) 30 mA (C) 10 mA (D) 10\( \mu \)A

(41) What is the output of the combination of the gates shown in the fig. below?
(A) \( A + A \cdot B \)  
(B) \( A + A \cdot B \)  
(C) \( (A+B) \cdot (A \cdot B) \)  
(D) \( (A+B) \cdot (A+B) \)

(42) The expression of \( Y \) in the following circuit is:
(A) \( AB + CD \)  
(B) \( A + BCD \)  
(C) \( A + B + C + D \)  
(D) \( A \cdot B \cdot C \cdot D \)

(43) Which of the following figure represents an ideal diode characteristics?

(A) (B)  
(C) (D)
(44) In Ge sample, traces of gallium are added as impurity. The resultant sample would behave like:
(A) a conductor  (B) a P-type semiconductor  
(C) an N-type semiconductor  (D) an insulator

(45) A light emitting diode has a voltage drop of 2V across it when 10mA current is passed. If this LED is to be operated with 6V battery the value of limiting resistor would be ________.
(A) 400Ω  (B) 4000Ω  (C) 40kΩ  (D) 300Ω

(46) NAND gate is ________.
(A) A basic gate  (B) Not a universal gate  
(C) A universal gate  (D) Multipurpose gate

(47) The number of holes and electrons in an intrinsic conductors are x and y respectively at room temperature. Which of the following options are true?
(A) x > y  (B) y > x  (C) x = y  (D) x << y

(48) How will you increase the resistivity of Ge semi-conductor?
(A) On adding donor impurity  (B) On adding acceptor impurity  
(C) On making UV light incident on Ge crystal  (D) On decreasing the temperature

(49) What is type of material, for the energy band diagram shown in the figure?
(A) N - type semi-conductor  (B) P - type semi-conductor  
(C) Insulator  (D) Intrinsic semi-conductor

(50) From the following semi-conductor devices, ________ operates in forward bias only.
(A) Varactar diode  (B) Zener diode  (C) Light emitting diode  (D) photo-diode

(51) ________ device is the odd-one out.
(A) solar-cell  (B) Varactor diode  (C) Photodiode  (D) Zener diode

(52) The value of depletion capacitance ________ on decreasing the reverse bias on varactor diode
(A) decreases  (B) increases  (C) becomes zero  (D) does not change

(53) Which of the following statement is correct for transistor LC oscillator circuit?
(A) It works with negative feed back  
(B) The phase difference between output and input signal is π radian  
(C) To start oscillation external signal is required  (D) The frequency of output signal is independent of the components used in feedback circuit
(54) The frequency of output signal of LC oscillator circuit is 100Hz with capacitance value 0.1μF. If value of capacitance is taken as 0.2μF, the frequency of output signal __________.

(A) decreases by \( \frac{1}{\sqrt{2}} \)  
(B) increases by \( \frac{1}{\sqrt{2}} \)  
(C) decreases by \( \frac{1}{2} \)  
(D) increases by \( \frac{1}{2} \)

(55) The Common Emmiter amplifier has voltage gain equal to 300 and its input signal is 0.5cos(100 t) volt. The output signal will be equal to __________.

(A) 150 cos (100t)  
(B) 300 cos (100t)  
(C) 150 cos (100t + π)  
(D) 300 cos (100t – π)

(56) Common base current gain of a NPN transistor is 0.99. The input resistance is 1000Ω and load resistance is 10,000Ω. The voltage gain in common emitter mode is __________.

(A) 9900  
(B) 99000  
(C) 99  
(D) 990

(57) The logic circuit shown in the figure, is the equivalent diagram of which logic gate ?

(A) OR gate  
(B) NAND gate  
(C) AND gate  
(D) NOR gate

(58) In forward bias made, the P.N junction diode resistance will __________.

(A) infinity  
(B) zero  
(C) less  
(D) more

(59) To obtain OR gate from NOR gate, you will need __________

(A) one NOR gate  
(B) one NOT gate  
(C) Two NOT gate  
(D) one OR gate

(60) For Boolean identities match the pair :

(1) \( \overline{A} \)  
(P) \( \overline{A} + \overline{B} \)

(2) \( \overline{A + B} \)  
(Q) \( A \cdot B \)

(3) \( \overline{\overline{A} \cdot B} \)  
(R) \( \overline{A} \cdot \overline{B} \)

(4) \( A \cdot (\overline{A} + \overline{B}) \)  
(S) A

(A) (1) - (S), (2) - (P), (3) - (Q), (4) - (R)  
(B) (1) - (S), (2) - (R), (3) - (Q), (4) - (P)  
(C) (1) - (S), (2) - (Q), (3) - (P), (4) - (R)  
(D) (1) - (S), (2) - (R), (3) - (P), (4) - (Q)
(61) The ratio of concentration of electrons and holes in a semi-conductor is \( \frac{7}{5} \) and the ratio of currents is \( \frac{7}{4} \), then what is the ratio of their drift velocities?

(A) \( \frac{4}{7} \)  
(B) \( \frac{5}{8} \)  
(C) \( \frac{4}{5} \)  
(D) \( \frac{5}{4} \)

(62) In a P-type silicon, which of the following statement is true?

(A) Electrons are majority charge carries and trivalent atoms are the dopants  
(B) Electrons are minority charge carries and pentavalent atoms are dopants  
(C) Holes are minority charge carriess and pentavalent atoms are dopants  
(D) Hole are majority charge carries and trivalent atoms are dopants

(63) In the circuit below A and B represents two inputs and C represents output. The circuit represents ________.

(A) NOR gate  
(B) NAND gate  
(C) AND gate  
(D) OR gate

(64) A zener diode used as voltage regulator is connected ________.

(i) in forward bias  
(ii) in reverse bias  
(iii) in parallel with load  
(iv) in series with load

(A) (i) and (ii) are correct  
(B) (ii) and (iii) are correct  
(C) only (i) is correct  
(D) only (iv) is correct

Directions: Question numbers (65), (66) and (67) are based on following passage.

PASSAGE: A n-p-n transistor is used in common emitter made in an amplifier circuit. A change of 40\( \mu \)A in the base current changes the output current by 2mA and 0.04V in input voltage.

(65) The input resistance is ________.

(A) 1k\( \Omega \)  
(B) 10\( \Omega \)  
(C) 10k\( \Omega \)  
(D) 100\( \Omega \)

(66) The current amplification factor is ________.

(A) 20  
(B) 30  
(C) 50  
(D) 40

(67) If a load of 6k\( \Omega \) is used, then the voltage gain of the amplifier is ________.

(A) 100  
(B) 200  
(C) 300  
(D) 400

(68) An amplifier has voltage gain \( A_v = 1000 \). The voltage gain in dB is ________.

(A) 20 dB  
(B) 30 dB  
(C) 3 dB  
(D) 60 dB
(69) A potential barrier of 0.6V exists across a P-N junction. If the depletion region is 1µm wide, what is the intensity of electric field in the region?

(A) 4×10^5 Vm^-1  
(B) 5×10^5 Vm^-1  
(C) 6×10^5 Vm^-1  
(D) 2×10^5 Vm^-1

(70) When a PN junction diode is forward biased, then the depletion region is ________, and barrier height is ________. 

(A) reduced, increases  
(B) widened, reduced  
(C) reduced, reduced  
(D) increased, increased

(71) Which of the following circuit provides full wave rectification?

(A)  
(B)  
(C)  
(D)  

(72) A common-emitter amplifier has a voltage gain of 100, an input impedance of 100Ω and an output impedance of 200Ω. The product of voltage gain and current gain is ________. 

(A) 1000  
(B) 3000  
(C) 5000  
(D) 500

(73) A P-N photodiode is made of a material with a band gap of 2.0eV. The minimum frequency of the radiation that can be absorbed by the material is nearly (Take \( h\nu = 1240eVnm \)).

(A) 5×10^{14} Hz  
(B) 20×10^{14} Hz  
(C) 1×10^{14} Hz  
(D) 10×10^{14} Hz

(74) The bodean equation for the circuit is

(A) \( Y = A \cdot B + C \)  
(B) \( Y = \overline{A} \cdot (B + C) \)  
(C) \( Y = \overline{A} \cdot (B + \overline{C}) \)  
(D) \( Y = \overline{A} \cdot (B + \overline{C}) \)

(75) A n-p-n transistor circuit has \( \alpha = 0.985 \). If \( I_c = 9\ mA \) then the value of \( I_b \) is ________. 

(A) 0.003mA  
(B) 0.66mA  
(C) 0.015mA  
(D) 0.03mA

(76) For a transistor amplifier, the voltage gain

(A) remains constant for all frequencies  
(B) is high at high and low frequencies and constant in the mid-frequency range  
(C) is low at high and low frequencies and constant in the mid-frequency range  
(D) None of the above
(77) The current flowing through $10\Omega$ resistor in the circuit shown in the figure is ________.
(A) 50mA  (B) 20mA
(C) 40mA  (D) 80mA

(78) The input and outputs from different time intervals are given below for NAND gate

<table>
<thead>
<tr>
<th>Time interval</th>
<th>Input A</th>
<th>Input B</th>
<th>Output Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_1$ to $t_2$</td>
<td>0</td>
<td>1</td>
<td>P</td>
</tr>
<tr>
<td>$t_2$ to $t_3$</td>
<td>0</td>
<td>0</td>
<td>Q</td>
</tr>
<tr>
<td>$t_4$ to $t_5$</td>
<td>1</td>
<td>0</td>
<td>R</td>
</tr>
<tr>
<td>$t_5$ to $t_6$</td>
<td>1</td>
<td>1</td>
<td>S</td>
</tr>
</tbody>
</table>

The value taken by P, Q, R and S are respectively
(A) 1, 0, 1, 1  (B) 0, 1, 0, 0  (C) 0, 1, 0, 1  (D) 1, 1, 1, 0

(79) The manifestation of band structure in solids is due to:
(A) Heisenberg’s uncertainty principle
(B) Pauli’s exclusion principle
(C) Bohr’s correspondence principle
(D) Boltzmann’s low

(80) Copper and silicon material is cooled down from 600K to 400K then, resistivity of copper ________ and silicon ________.
(A) increases, decreases  (B) decreases, increases  (C) decreases, decreases  (D) increases, increases

(81) Semi-conductor has phospholous as impurity then it will have ________.
(A) $n_e >>> n_h$  (B) $n_e << n_h$  (C) $n_e = n_h$  (D) $n_e = n_h = n_i$

(82) Zener diode is used as ________
(A) Full wave rectifier  (B) amplifier
(C) A.C. voltage regulator  (D) D.C. voltage regulator

(83) Break down voltage of a diode is 5V. By which effect this breakdown occurs in diode?
(A) Only avalanche effect  (B) Only zener effect
(C) Avalanche or zener effect  (D) None of the above

(84) When NPN transistor is used as an amplifier then ________
(A) electron moves from base to collector
(B) hole travels from emitter to base
(C) hole goes to emitter from base
(D) electron goes to base from collector
(85) For a given amplifier circuit, to make transistor active as an amplifier, how much value of voltages to be kept for $V_{BB}$ battery and $V_{CC}$ battery?

(A) $V_{BB} = -1V$ $V_{CC} = +5V$

(B) $V_{BB} = -1V$ $V_{CC} = -5V$

(C) $V_{BB} = +1V$ $V_{CC} = +5V$

(D) $V_{BB} = +1V$ $V_{CC} = -5V$

(86) Which of the following logic gate will have output 1?

(A) \[ \text{ } \]

(B) \[ \text{ } \]

(C) \[ \text{ } \]

(D) \[ \text{ } \]

(87) For ______ gate, the output is 1 only when both input are ‘0’

(A) AND  (B) NAND  (C) OR  (D) NOR

(88) In VLSI circuits more than ______ gates are contained.

(A) 1000  (B) 100  (C) 10  (D) 500

(89) The flow of valence electrons to the left means that holes are flowing.

(A) Left  (B) Right  (C) Either way  (D) None

(90) How many free electrons does a P-type semiconductor contain?

(A) Many  (B) None  (C) Only those produced by thermal energy  (D) Same number as holes

(91) Suppose an intrinsic semi-conductor at room temperature has 1 billion free electrons at room temperature. If temperature changes to 75$^\circ$C, how many holes are there?

(A) Fewer than 1 billion  (B) 1 billion  (C) More than 1 billion  (D) Impossible to say

(92) Which of the following doesn’t fit in the group?

(A) Conductor  (B) Semi conductor  (C) Four valence electrons  (D) Crystal structure

(93) What kind of device is a diode?

(A) Bilateral  (B) Linear  (C) Nonlinear  (D) Unipolar

(94) We want a peak load voltage of 40V out of a bridge rectifier. What is the approximate rms value of secondary voltage?

(A) 0V  (B) 14.4V  (C) 28.3V  (D) 56.6V
(95) The load-current is approximately constant when a zener diode is ________.
(A) Forward biased  (B) Reverse biased
(C) Operating in breakdown region  (D) Unbiased

(96) When source voltage increases in a zener diode, which of these current remains approximately constant?
(A) Series current  (B) Zener current  (C) Load current  (D) Total current

(97) The device associated with voltage controlled capacitance is ________.
(A) Light emitting diode  (B) Photo diode  (C) Varactor diode  (D) Zener diode

(98) For normal operation of the transistor, the collector diode has to be ________.
(A) Forward biased  (B) Reverse biased
(C) Non conducting  (D) Operating in breakdown region

(99) Most of the electrons in the base of N-P-N transistor flow
(A) Out of the base lead  (B) Into the collector  (C) Into the emitter  (D) Into the base supply

Direction for Assertion - Reason type questions

(A) If both Assertion and Reason are true and reason is the correct explanation of assertion.
(B) If both Assertion and Reason are true but Reason is not the correct explanation of assertion.
(C) If Assertion is true but Reason is false
(D) If both assertion and reason are false

(100) A : Intrinsic charge carries are thermally generated
R : Their availability can be easily controlled
(A)  (B)  (C)  (D)

(101) A : Impurity atoms for silicon is selected from third or fourth group
R : These Impurity atoms have same size as that of Si
(A)  (B)  (C)  (D)

(102) A : Photodiode are operated in reverse bias
R : In reverse bias fractional change in minority charge carrier is more
(A)  (B)  (C)  (D)

(103) A : The resistivity of a semi-conductor decreases with temperature
R : At higher temperature more co-valent bond breaks
(A)  (B)  (C)  (D)

(104) A : NAND (or NOR) gates are called digital building blocks
R : The different combination of NAND (or NOR) gates can produce all the basic or complicated gates.
(A)  (B)  (C)  (D)
(105) A : The colour of light emitted by depends on its forward bias.
   R : The forward biasing of PN junction diode will increase the width of depletion layer
   (A)  (B)  (C)  (D)

(106) A : The ionization energy of isolated phosphorous is very large
   R : The ionization energy of phosphorous in lattice is very small
   (A)  (B)  (C)  (D)

(107) A : Mostly transistor are used in common emitter configuration
   R : Common emitter configuration provide more current gain and small voltage gain
   (A)  (B)  (C)  (D)

(108) A : A transistor amplifier circuit in common emitter configuration has low input impedance
   R : Base - emitter junction is forward biased
   (A)  (B)  (C)  (D)
<p>| | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>B</td>
<td>31</td>
<td>C</td>
<td>61</td>
<td>D</td>
<td>91</td>
<td>C</td>
</tr>
<tr>
<td>2</td>
<td>A</td>
<td>32</td>
<td>A</td>
<td>62</td>
<td>D</td>
<td>92</td>
<td>A</td>
</tr>
<tr>
<td>3</td>
<td>A</td>
<td>33</td>
<td>C</td>
<td>63</td>
<td>C</td>
<td>93</td>
<td>C</td>
</tr>
<tr>
<td>4</td>
<td>B</td>
<td>34</td>
<td>D</td>
<td>64</td>
<td>B</td>
<td>94</td>
<td>C</td>
</tr>
<tr>
<td>5</td>
<td>C</td>
<td>35</td>
<td>C</td>
<td>65</td>
<td>A</td>
<td>95</td>
<td>C</td>
</tr>
<tr>
<td>6</td>
<td>D</td>
<td>36</td>
<td>C</td>
<td>66</td>
<td>C</td>
<td>96</td>
<td>C</td>
</tr>
<tr>
<td>7</td>
<td>C</td>
<td>37</td>
<td>D</td>
<td>67</td>
<td>C</td>
<td>97</td>
<td>C</td>
</tr>
<tr>
<td>8</td>
<td>D</td>
<td>38</td>
<td>B</td>
<td>68</td>
<td>D</td>
<td>98</td>
<td>B</td>
</tr>
<tr>
<td>9</td>
<td>A</td>
<td>39</td>
<td>D</td>
<td>69</td>
<td>C</td>
<td>99</td>
<td>B</td>
</tr>
<tr>
<td>10</td>
<td>A</td>
<td>40</td>
<td>C</td>
<td>70</td>
<td>C</td>
<td>100</td>
<td>C</td>
</tr>
<tr>
<td>11</td>
<td>C</td>
<td>41</td>
<td>A</td>
<td>71</td>
<td>D</td>
<td>101</td>
<td>A</td>
</tr>
<tr>
<td>12</td>
<td>A</td>
<td>42</td>
<td>C</td>
<td>72</td>
<td>C</td>
<td>102</td>
<td>A</td>
</tr>
<tr>
<td>13</td>
<td>C</td>
<td>43</td>
<td>C</td>
<td>73</td>
<td>A</td>
<td>103</td>
<td>B</td>
</tr>
<tr>
<td>14</td>
<td>D</td>
<td>44</td>
<td>C</td>
<td>74</td>
<td>B</td>
<td>104</td>
<td>B</td>
</tr>
<tr>
<td>15</td>
<td>B</td>
<td>45</td>
<td>A</td>
<td>75</td>
<td>D</td>
<td>105</td>
<td>D</td>
</tr>
<tr>
<td>16</td>
<td>A</td>
<td>46</td>
<td>C</td>
<td>76</td>
<td>C</td>
<td>106</td>
<td>B</td>
</tr>
<tr>
<td>17</td>
<td>D</td>
<td>47</td>
<td>C</td>
<td>77</td>
<td>D</td>
<td>107</td>
<td>B</td>
</tr>
<tr>
<td>18</td>
<td>B</td>
<td>48</td>
<td>D</td>
<td>78</td>
<td>D</td>
<td>108</td>
<td>A</td>
</tr>
<tr>
<td>19</td>
<td>D</td>
<td>49</td>
<td>B</td>
<td>79</td>
<td>B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>A</td>
<td>50</td>
<td>C</td>
<td>80</td>
<td>B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>D</td>
<td>51</td>
<td>A</td>
<td>81</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>C</td>
<td>52</td>
<td>A</td>
<td>82</td>
<td>D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>D</td>
<td>53</td>
<td>B</td>
<td>83</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>C</td>
<td>54</td>
<td>A</td>
<td>84</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>B</td>
<td>55</td>
<td>C</td>
<td>85</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>C</td>
<td>56</td>
<td>D</td>
<td>86</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>B</td>
<td>57</td>
<td>B</td>
<td>87</td>
<td>D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>B</td>
<td>58</td>
<td>C</td>
<td>88</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>A</td>
<td>59</td>
<td>A</td>
<td>89</td>
<td>B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>D</td>
<td>60</td>
<td>D</td>
<td>90</td>
<td>C</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Hints

(2) Out of 5 valence electrons of phosphorous, 4 are shared with Si. Fifth electron can be approximated to revolve around nucleus. Situation is like H-atom

\[ E_n \approx -13.6/n^2 \text{ ev} \]

For \( n = 1 \), \( E_n = -13.6 \text{ ev} \)

\[ E_{\text{inside lattice}} = \frac{E_n}{e_1^2} = \frac{-13.6}{12^2} = 0.1 \text{ ev} \]

(12) \[ \alpha = \frac{I_i}{I_c} \therefore I_c = \alpha I_i = 9 \text{ mA} \]

\[ I_n = I_i \cdot I_c = 10 \cdot 9 = 1 \text{ mA} \]

(13) \[ \beta = \frac{\alpha}{1 - \alpha} \]

(15) Ideal diode has zero resistance in forward bias

(22) Potential At B = Potential at D

(25) \[ V_{rms} = V_m \frac{V_r}{\sqrt{2}} \]

(33) \[ I_i = 10 \text{ mA} = 0.90 I_e \]

\[ I_e \approx 11 \text{ mA} \]

\[ I_B \approx 1 \text{ mA} \]

(38) Base & Emitter are forward biased & collector is reverse biased with respect to Emitter

\[ \therefore \text{ Circuit is Common emitter} \]

(41) \[ C = A + Y_i \]

\[ Y_i = \overline{A \cdot B} \]

\[ \therefore C = A + \overline{A \cdot B} \]

(51) Only solar-cell generates e.m.f and it does not need bias-voltage

(54) Frequency of LC oscillator is \[ f = \frac{1}{2\pi\sqrt{LC}} \]

(55) Output voltage = voltage gain \( \times \) Input voltage.

There will be a phase difference of 180° between input and output signal.
\[(56) \quad \beta = \frac{\alpha}{1-\alpha} \quad \text{and} \quad A_v = \beta \frac{R_L}{r_i}\]

\[(61) \quad v_d = -\frac{I}{nAe} \quad \therefore \quad v_d \alpha \frac{I}{n}\]

\[(65) \quad r_i = \frac{\Delta V_{BE}}{\Delta I_B}\]

\[(66) \quad \beta = \frac{\Delta I_C}{\Delta I_B}\]

\[(67) \quad A_v = \beta \frac{R_L}{r_i}\]

\[(68) \quad \text{Voltage gain on dB} = 20 \log_{10} A_v\]

\[(69) \quad E = \frac{\text{d}}{v} = 0.6 \cdot 10^{-6}\]

\[(73) \quad A_p = \frac{A_v^2}{R_L^2/r_i}\]

\[(74) \quad \lambda = \frac{hc}{E_g}, \quad f = \frac{c}{\lambda}\]

\[(76) \quad \alpha = \frac{I_C}{I_E} \& I_E = I_B + I_C \quad \therefore \quad \alpha = \frac{I_C}{I_B + I_C}\]

\[(78) \quad \text{diode D_1 will only conduct} \quad \therefore I = \frac{2}{10+15}\]

\[(95) \quad V_{rms} = \frac{V_m}{\sqrt{2}}\]